Abstract-High-efficiency and compact single-phase inverters are desirable in many applications such as solar energy harvesting and electric vehicle chargers. This paper presents a 2-kW, 60-Hz, 450-V DC -to-240-V AC power inverter, designed and tested subject to the specifications of the Google/IEEE Little Box Challenge. The inverter features a seven-level flying capacitor multilevel converter, with low-voltage GaN switches operating at 120 kHz. The inverter also includes an active buffer for twice-line-frequency power pulsation decoupling, which reduces the required capacitance by a factor of 8 compared to conventional passive decoupling capacitors, while maintaining an efficiency above 99%. The inverter prototype is a self-contained box that achieves a high power density of 216 W/in 3 and a peak overall efficiency of 97.6%, while meeting the constraints including input current ripple, load transient, thermal, and FCC Class B EMC specifications.
additional power losses and size overhead introduced by the cooling efforts can be minimized.
A common inverter topology is an H-bridge operating with pulse width modulation (PWM). Compared to non-PWM inverters, which usually have a large harmonic content in the output waveform, the PWM H-bridge pushes the undesired frequency content up near the switching frequency. Thus, it is desirable to leverage a high switching frequency such that the output filter size is significantly reduced. Yet, the high-frequency switching actions result in high power loss, which limits the maximum switching frequency in practice. In-depth investigations have been carried out to quantify the power densities achievable by two-level PWM converters. Passive components and thermal management are identified as the main barrier for further power density increase [1] .
A promising alternative approach is multilevel converters, which operate by generating a low-frequency staircase waveform, whose fundamental Fourier component approximates the desired sinusoidal waveform. The PWM operation can be carried out between two adjacent voltage levels of the staircase waveform. Therefore, multilevel converters require a much smaller filter size for the same total harmonic distortion (THD) content and inductor current ripple. Common multilevel converter topologies include the cascaded H-bridge, diode clamped, flying capacitor multilevel (FCML) [2] and the modular multilevel converters (MMCs) [3] [4] [5] . The MMC has become popular in medium-voltage (1-70 kV) and high-voltage (>70 kV) applications owing to its modularity and scalability [5] , as it makes use of both low-voltage switches and low-voltage capacitors. However, the capacitors of the MMC have a dominating voltage ripple at the fundamental frequency of the ac waveform, leading to a large energy storage requirement for the capacitors, especially for low-frequency applications [6] . While there are control techniques that inject current harmonics in the MMC arms to reduce the fundamental frequency ripple, there can be significant efficiency penalty due to the increased circulating current [4] . On the other hand, FCML converters (also known as multilevel buck converters in dc-dc applications) [2] , [7] [8] [9] [10] [11] [12] and their topological variants [13] , [14] alternate the charging and discharging states of the flying capacitors at the switching frequency, allowing for reduced capacitor energy storage if the switching frequency is increased [6] . Therefore, FCML converters can exhibit a higher power density and efficiency in low-voltage applications (<1 kV), where high-energydensity ceramic capacitors are readily available. The existing efforts in FCML converters mostly focus on modulation techniques [15] , [16] and capacitor voltage-balancing methods [17] , [18] , while little attention is given to the potential for high power density. Recent hardware prototypes in the low-voltage range either have a small number of levels [10] , [15] , [16] or switch at a low frequency (less than 10 kHz) [9] , [11] , [14] , [16] .
Another challenge associated with single-phase power converters involves the twice-line-frequency power pulsation. On the ac side of the inverter, the product of the sinusoidal output voltage and current results in a twice-line-frequency (120 Hz in US) power ripple. On the dc side, a constant power draw is desirable. The instantaneous power mismatch requires energy to be stored by the converter. This energy storage requirement cannot be reduced by increasing the switching frequency, as it depends only on the power output and line frequency.
This work is the first practical demonstration of a seven-level FCML converter implemented using GaN switches operating at a high frequency of 120 kHz. Both the number of levels and the switching frequency are much higher than previously reported in the literature. Moreover, this work has demonstrated-for the first time-that FCML converters can achieve power densities and efficiencies significantly higher than conventional two-level designs through an innovative switching cell implementation that achieves low-inductance commutation paths and enables the theoretical advantages of the FCML converter to be realized in practice. This work also incorporates an active energy buffer architecture that utilizes a partial processing technique to drastically reduce the required buffering capacitor values compared to conventional passive decoupling capacitors, while maintaining a very high efficiency [19] , [20] . Finally, the hardware prototype has been evaluated and benchmarked against some of the most sophisticated hardware designs built to date [21] [22] [23] in the highly competitive Google/IEEE Little Box Challenge [24] , which attracted high-quality entries from academic and industry research groups around the world. The inverter prototype is a stand-alone box, including auxiliary converters (to power the control and gate drivers from the 450-V dc bus), start-up circuits, electromagnetic interference compliance (EMC) filters (to meet FCC Class B requirements) and cooling fans.
With rectangular dimensions of 4.02 in × 2.42 in × 0.95 in and a total volume of 9.26 in 3 , the experimentally verified power density is 216 W/in 3 . The measured peak efficiency is 97.6%, including the power losses from control and cooling fan.
This paper is based on our previous conference publication [25] and includes additional design consideration and hardware implementation details. This paper is organized as follows: Section II provides the theory of operation and hardware implementation of the seven-level FCML converter. Section III presents the operation and implementation of the active energy buffer. The design of the EMC filters is detailed in Section IV, and the measured experimental results for the converter prototype are provided in Section V. Finally, conclusions are given in Section VI.
II. FCML CONVERTER
The overall architecture of the single-phase inverter is shown in Fig. 1 . The dc voltage source is connected to the inverter through a series resistance of 10 Ω, as prescribed by the Little Box Challenge specification document. At full load, the input current is 5 A, resulting in a 50-V drop across the resistance. The resistance is added to emulate the I-V characteristics of a PV panel, which is one of the target applications of the proposed inverter. Apart from the main multilevel converter and the active energy buffer, there is also an auxiliary converter, which generates 12 and 6.5 V from 450 V for control and fan power, a start-up circuitry to limit the inrush current, and filters for electromagnetic emission compliance. This section presents the details of the multilevel converter block, while the buffer converter block is presented in Section III.
A. Principle of Operation and Converter Design
The schematic drawing of the dc-ac conversion stage is shown in Fig. 2 . It consists of a seven-level FCML converter and an H-bridge unfolder. The FCML converter produces a rectified sinusoidal output between 0 V and V bus , while the unfolder flips the polarity of the output at 120 Hz to produce a true ac output.
For an FCML converter with N levels, there are (N − 1) pairs of switches, each with an ideal voltage rating of V bus N −1 . There are also (N − 2) flying capacitors with ratings of
, respectively. In this work, the FCML converter is operated with phase-shifted pulse width modulation (PSPWM) [2] . In this control scheme, each adjacent switch turns ON and OFF with a phase shift of 360 N −1 degrees. The signals for the "a" switches are complementary to those for the "b" switches. All the "a" switches have a duty ratio of D, and all the "b" switches have a duty ratio of 1 − D, and the average output voltage is given by DV bus . Fig. 3 shows the gate signals for the "a" switches of the seven-level converter with a duty ratio of 25%. It can be seen that each switch has a phase lag of 60
• from the previous one. In one complete switching period of each switch, the switching node voltage has six pulses. In addition, the pulses are in-between two intermediate voltage levels set by the flying capacitors. By modulating the duty ratio, the switching node voltage can be made to follow a rectified sinusoidal waveform, as shown in Fig. 4 .
A major advantage of the FCML converter is the reduction in the required output filter inductor size. Compared to a conventional two-level converter, the PWM operation is between two voltage levels that are only V bus N −1 apart, where N is the number of levels. In addition, the effective pulse frequency seen by the filter inductor is (N − 1)f sw , where f sw is the switching frequency of each switch. Therefore, the worst inductor current 
Thus, on an analytical level, given a certain inductor current ripple, an FCML converter can have an output inductor that is (N − 1) 2 times smaller than a two-level converter [26] . This assumes that the switching frequency of each switch in a multilevel converter is the same as the switching frequency of a two-level converter, which is a reasonable assumption in order for the FCML converter to have similar conduction losses as well as switching losses compared to the two-level converters [27] . In this design, with the choice of f sw = 120 kHz, a single 22-μH inductor is able to achieve a low current ripple of 1.2 A.
The values of the flying capacitors are designed based on the allowed voltage ripple. A higher voltage ripple enables the flying capacitor to transfer more energy in a switching cycle and, thus, reduces the required capacitor values, but the large ripple also increases the voltage stress on the switches. For the FCML converters, the worst-case peak-to-peak voltage ripple on capacitors needs to be below
Otherwise, a scenario where V Ci < V Ci−1 can occur momentarily during a switching cycle, resulting in a negative voltage on the switches and forcing the body diode to turn ON [28] . The capacitance of the flying capacitors is given by (2). With 1.5 μF as each of the flying capacitors, the voltage ripple is about 12 V
B. Hardware Implementation
Several implementation challenges were met when building the high-frequency multilevel converter under the area and space constraint. This section discusses the design choices and challenges, as well as our approaches to solve them.
GaN switches are selected in this work, since in general they have better figures of merit compared to silicon devices, such as a smaller R ds,on Q oss or R ds,on Q gd product [29] . This allows a lower conduction loss, a higher switching frequency, and smaller filter components. In addition, the 5-V V gs operating voltage of GaN devices, instead of 7-15 V of silicon MOSFETs, enables the use of 5-V level-shifting circuits.
Common to all multilevel converters, the distributed switches have source voltages at different voltage domains. Therefore, floating power supplies are needed for each gate driver. While in high-power applications, these auxiliary circuits account for a small fraction of the total volume, due to the large passive components, in this design, their area cannot be neglected due to the small targeted overall volume. In this work, fully integrated isolated power supplies with a 5-V output are used to deliver the power for the gate drivers at their respective floating ground. In addition, a single half-bridge gate driver is used for each pair of adjacent switches, taking advantage of their cascade connection in the FCML converter.
Another common practical implementation issue associated with multilevel converters is the capacitor voltage imbalance, which describes the scenario where the actual capacitor voltages deviate from the ideal desired levels. Since the switch voltage stress is the difference between the voltages of adjacent capacitors, imbalanced capacitor voltages increase the drain-source voltage stress across the switches, which can lead to switch failure if the rated blocking voltage is exceeded. In order to keep the capacitor voltages within a desired set of bounds, the capacitor voltages can be monitored and actively controlled by changing the switching patterns to selectively charge or discharge one or more flying capacitors [17] , [18] . Yet, these methods can be difficult to apply to inverters with a high number of levels, high switching frequency, and small capacitor values, due to the high bandwidth sensing and control required, and the added area overhead. Instead, in our hardware implementations, we rely on the natural balancing property of the PSPWM scheme [30] [31] [32] . In short, the capacitor voltage imbalance increases the inductor current ripple, which, in turn, causes power dissipation in the series resistance of the circuit, such that the capacitors are incrementally charged/discharged toward their nominal voltages. This self-balancing property can offset the adverse effect of the nonideality in the circuits, as long as the nonideality is small. Therefore, to minimize capacitor voltage imbalance, in this work, efforts are made toward a precise generation of the PWM gate signals using the microcontroller and a symmetrical board layout to minimize the parasitic effects. The switching frequency of the transistors is 120 kHz, generating an effective frequency of 720 kHz. This is substantially higher than reported in the existing literature, partly owing to the use of GaN devices. The GaN switches have extremely low output capacitance, and thus, the main source of switching loss is the voltage-current overlap during the switching transitions. The challenge in operating the multilevel converter at such a high frequency is, therefore, to minimize the overlap time by increasing the dv/dt, without causing significant drain-source voltage ringing. Similar to that in a buck converter, voltage ringing can occur due to the interaction between the drain-source capacitance of the transistors and the parasitic inductance in the circuit during the fast turn-on of the high-side switch. The overshoot resulted from the ringing can exceed the drain-source breakdown voltage of the transistors.
In order to reduce the voltage ringing, the high dv/dt loops need to be identified first. For the FCML converter, each "a", "b" switch pair operates in a complementary manner and thus forms a commutation loop in-between two flying capacitors, as shown in Fig. 5(a) . When the "a" switches turn ON, the LC circuit consisting of the C oss of the "b" switches and the parasitic inductance is excited by a high dv/dt step, causing voltage ringing across the "b" switches. In general, a tight layout can help reduce the parasitic inductance. However, for the FCML converter, the flying capacitors themselves have a significant series inductance (ESL), and the relatively large size of these components limits how small the loop can be.
In order to reduce the parasitic inductance, a modular switching cell structure is proposed. Each cell is a daughter printed circuit board (PCB) consisting of two pairs of half-bridge connected switches with gate drivers, and small decoupling capacitors placed in parallel with the flying capacitors, in close proximity of the switches. As illustrated in Fig. 5(b) , the loop inductance can be significantly reduced due to the smaller current loop as well as the smaller ESL of the decoupling capacitors. A photo of the switching cell is shown in Fig. 6 , with an overlay of the converter schematic. The seven-level FCML converter is constructed using three such switching cells.
It should be noted that, since the completion of this work, continuous research activities have provided opportunities to further improve the hardware implementation of the FCML converter, including an improved switching cell design with reduced commutation loop [33] , modified bootstrap methods for float- ing power supply [34] , [35] , a new active capacitor balancing scheme [36] and an auxiliary converter that takes advantage of the internal nodes of the FCML converter [37] .
The top, side, and bottom views of the FCML inverter are shown in Fig. 7 . To the left is the start-up circuitry in order to charge the flying capacitors and bus capacitors to their steadystate values. The flying capacitors and inductors are on the bottom side of the PCB and are aligned in the center. Three capacitors, each with a nominal capacitance of 2.2 μF, are connected in parallel to make a single flying capacitor, so that the capacitance is at least 1.5 μF when biased at the rated voltage. To the right and on top of the PCB are the common-mode and differential-mode electromagnetic interference (EMI) filters. A small common-mode choke that fits on the right edge of the bottom side is not shown, since it is connected through the assembly. The GaN switches are placed in the center, distributed on the three red switching cells. The use of modular interchangeable switching cells also facilitates the assembly and rework of the converter during prototyping. The total thickness of the inverter is 10.3 mm, and the tallest component is the inductor at 7.5 mm. This low profile is enabled by the drastically reduced inductor size with the multilevel structure as discussed previously. Finally, a component listing of the inverter board is given in Table I .
III. 120-HZ INPUT CURRENT RIPPLE COMPENSATION
The most common method to achieve twice-line-frequency power decoupling is to connect a passive capacitor bank across the dc bus. To meet the stringent ripple requirement on bus voltage and dc input current, a large volume of capacitors is required. Such a capacitor bank is typically formed by electrolytic capacitors due to their high energy density, but their high power loss, poor ripple current capability, and short lifetime become a significant constraint [38] . Ceramic or film capacitors are preferable from an efficiency and reliability perspective, but they require a large volume, as their capacitance density is generally significantly lower than that of the electrolytic capacitors.
Many active decoupling approaches have been proposed in the literature to reduce the required capacitance and even allow for the use of ceramic or film capacitors [21] , [22] , [39] [40] [41] [42] [43] . One common approach is a full ripple port converter [39] , [40] , where energy storage capacitors are interfaced to the dc bus through a power converter. The capacitors operate with a large voltage swing to buffer more energy, while the dc-bus voltage is regulated by the ripple port converter. To achieve this functionality, the converter needs to process a large portion of the full power on average (i.e., 2 π P out , where P out is the average output power of the inverter) and to withstand high voltage stress (i.e., the full dc-bus voltage at least). As a result, ripple port converters can have a significant negative impact on the overall inverter efficiency. Moreover, the added volume (especially the magnetic components) can be very large and even completely offset the volume reduction from smaller energy storage capacitors.
In this work, we use a series-stacked buffer architecture that overcomes the aforementioned problems. This architecture achieves very high efficiency and power density with a lowcomplexity circuit, while tightly regulating the dc-bus voltage. Details on this buffer architecture are presented in [19] , [20] , and [44] , and this section only provides an overview.
A. Principle of Operation
The schematic drawing of the active energy buffer is shown in Fig. 8 . In this architecture, a full-bridge converter is connected in series with a main energy storage capacitor, C 1 . Unlike conventional dc-bus capacitors, C 1 is operated with a relatively large voltage ripple, for example, at 25% of the rated voltage. Since V C 1 has a relatively large ripple, the energy utilization is significantly increased compared to the dc-bus capacitors, and much smaller capacitance is needed (eight times reduction in this design). To maintain a constant dc-bus voltage, the voltage of C 3 is controlled such that its ac component is of the same magnitude but opposite sign to that of V C 1 , as shown in Fig. 9 . A support capacitor C 2 is used to maintain a certain voltage (higher than V C 3 ) to ensure the correct operation of the full-bridge converter, while C 3 is only a small filter capacitor to absorb the switching frequency ripple.
A key advantage of this architecture is that the full-bridge converter only processes a fraction of the total output power, as C 1 provides the bulk of the power buffering. While the entire active filter architecture buffers 2 kW in this application, the fullbridge converter only processes 100 W on average, as shown in Fig. 9 . Hence, the efficiency penalty on the overall system is small. In this architecture, capacitor C 1 blocks the majority of the bus voltage, such that the voltage across the terminal labeled V C 3 is only the ripple magnitude of V C 1 . The fullbridge converter thus experiences low-voltage stress, enabling the use of a small-size inductor and low-voltage high-speed transistors for a small buffer converter size. A current hysteresis control scheme is implemented to match the buffer current with the inverter current, such that the voltage waveform in Fig. 9 follows naturally.
A considerable challenge in this architecture is that the losses in the full-bridge converter will drain capacitor C 2 over time. A loss compensation scheme that exploits the phase difference between the buffer current and the bus voltage is devised to supply additional energy to capacitor C 2 to compensate for this loss. In our proposed method, the small bus voltage ripple is utilized to deliver a net positive energy into the converter, so that the voltage of C 2 can be maintained within appropriate bounds. A detailed explanation of the control scheme is presented in [20] .
B. Hardware Implementations
One practical issue with sizing ceramic capacitors for energy buffering is that their capacitance decreases in a nonlinear fashion as the dc bias increases. It is common for the capacitance to reduce to less than one quarter of the nominal value when biased at the rated dc voltage. Thus, care must be taken to not over-or underestimate the required capacitor volume. The experiment-based methodology presented in [45] is followed to determine precisely the energy storage capability of the ceramic capacitors.
Annotated photographs of the buffer converter board are shown in Fig. 10 . The full-bridge converter and the sensing circuitry are placed on top, together with the microcontroller, which controls both the FCML inverter and the energy buffer. The capacitors C 1 and C 2 on the bottom side are placed such that the inverter flying capacitors and inductors can fit inside. This allows the inverter board to stack on top of the buffer board with minimal unused space in-between, as shown in Fig. 12 . The auxiliary converter to power both the buffer converter and the inverter from 450 V is placed in the bottom right corner. A component listing of the buffer converter is shown in Table II. IV. ELECTROMAGNETIC COMPLIANCE For grid-interfaced converters, the EMI emissions must be kept below the required limits set by regulatory bodies. In this work, the inverter has been designed so that the conducted emissions pass the FCC Part 15 Class B requirements [24] . The strategy for achieving EMC compliance was first to minimize any conducted and radiated EMI through careful layout and component placement. Efforts were made to reduce coupling between high dv/dt nodes and sensitive analog circuitry. Particular attention was paid to ground planes, with large copper fills where appropriate. All loops were kept to a minimum, and signals were routed directly above a return path, or ground plane, to minimize the chance of coupling, and unintended radiation of signals. The fast transients of the GaN devices were well managed by the custom GaN modules, which minimize the commutation loops. Overall, the multilevel architecture provides excellent inherent EMI mitigation, as each switching node only switches between potentials of 1 6 V DC at a frequency of 6f sw , rather than between 0 and V DC at a frequency of f sw , as is the case for conventional inverter structures. The reduction in the switching amplitude and the increase in the effective ripple frequency help to relax the attenuation requirement for the filter.
In addition to these efforts to minimize the generated EMI, filters were placed at the converter output terminals to keep the small conducted EMI in the system from leaving the enclosure. The schematics of the EMI filters are shown in Fig. 11 , and the component listing is in Table III . As can be seen from the photographs in Fig. 7 , the EMC filters constitute less than 10% of the inverter area and less than 3% of the volume. It should be noted that in the design competition targeted here, small overall size was the ultimate goal. In a product implementation, safety capacitors with suitable ratings would need to be employed in the EMI filter with larger overall footprints.
V. EXPERIMENTAL RESULTS
The box enclosure, milled out of copper with heat-sink fins and fitted with blower fans, is shown in Fig. 13 . With a dimension of 10.2 cm × 6.14 cm × 2.42 cm (4.02 in × 2.42 in × Fig. 13 . Photograph of the inverter prototype inside the enclosure. 0.95 in) and a total volume of 152 cm 3 (9.24 in 3 ), the inverter prototype achieves a power density of 13.2 W/cm 3 (216 W/in 3 ). The weight breakdown of the inverter is given in Table IV . The high-level performance metrics of the prototype are displayed in Table V . For all metrics listed, the converter meets the specifications required by the Google/IEEE Little Box Challenge [24] and compares favorably against other published inverter prototypes [21] [22] [23] in the competition.
The individual efficiencies of the FCML inverter and the active energy buffer are measured with Yokogawa WT310 digital power meters and are plotted in Fig. 14 . It can be seen that the energy buffer alone is able to achieve a high efficiency of above 99%, thanks to the partial power processing architecture. For the multilevel inverter, the peak conversion efficiency is 98.6% at about half load and the efficiency at full load is above 98%. The efficiency of the inverter at 10% load is about 92%, without any special light-load control. Since the output inductor is designed with a small current ripple, the light-load efficiency of the converter can be improved by reducing the switching frequency, if so desired. Also shown in Fig. 14 is the efficiency after including all power losses from control and cooling fans, with error bars indicating potential measurement errors resulted from the precision limit of the power meters. A 450-V-to-12-V fly-back converter and a 12-V-to-6.5-V converter provide power for both the cooling fans (which consume about 5 W) and the control and gate driving circuits (which dissipate about 4 W). They represent a constant power loss independent of the load conditions. The overall light-load efficiency can be further improved by turning OFF the fan when the output power is below a preset threshold. A detailed estimated power loss breakdown at full load is shown in Fig. 15 .
The full-load operation of the energy buffer is shown in Fig. 16 . At full load, the input current ripple is approximately 760 mA, which is 15% of the average input current. The voltage of C 2 and C 3 as well as the bus voltage are also shown. To generate a resultant bus voltage with a very small ripple, C 3 has The operation of the seven-level inverter can be seen in Fig. 17 , which shows the switching node voltage as well as the output voltage and current. The output voltage is 240-V RMS and the output current is 8.3-A RMS at full load. The switching node has a unipolar 120-Hz envelope as well as a high-frequency PWM between two smaller voltage levels.
The average flying capacitor voltages are monitored with a National Instruments data acquisition system (PXIe-1073) and are plotted in Fig. 18 . With a PSPWM control scheme and no active capacitor voltage balancing, the capacitor voltages are evenly distributed across the input voltage range. This is the first demonstration that the FCML converter is able to selfbalance capacitor voltages at this high number of levels and switching frequencies, with aggressive flying capacitor sizing. The maximum voltages across the GaN switches are measured and tabulated in Table VI . The deviations of switch voltages Fig. 19 shows the input current, bus voltage, V C 2 , and V C 3 during a load step-down from 100% to 75%. The input current ripple comes back within the 20% specification in 80 ms after the load change. Fig. 20 shows the output voltage and output current of the inverter during the same load step. The output voltage is not impacted by the change in load current.
At full power, the inverter incurs approximately 40 W of power loss. To dissipate this amount of heat, the top of the enclosure is machined with fins that are 2 mm tall. A total of six radial fans are placed on the edge of the top, blowing air across the fins. A thermal image is taken with a thermal camera after the converter reaches thermal steady state at full power operation, and is shown in Fig. 21 . It can be seen that the maximum temperature is at 57
• C. The conducted EMI measurements made with a Tektronix RSA5126A real-time signal analyzer are depicted in Fig. 22 . For the entire 150-kHz-to-30-MHz measurement range, the inverterconducted EMI emission is lower than the Class B limit. The peak emission closest to the limit is at 720 kHz as expected, which is six times of the switching frequency of 120 kHz.
Peaks with comparable magnitude also exist at the second, third, fourth, and fifth harmonics of 120 kHz, which are the consequence of the imperfect capacitor voltage balance and the lower attenuation strength of the EMC filter at lower frequencies. Parasitics in the filtering elements, such as the ESL of filter capacitors and interwinding capacitance of filter inductors, cause the emissions to rise significantly after 10 MHz, but the emissions are still below the limit.
VI. CONCLUSION
This paper has presented a 2-kW, 450-V DC -to-240-V RMS single-phase inverter. The dc-to-ac conversion is accomplished through a seven-level FCML converter, with GaN transistors switching at 120 kHz, which is the highest switching frequency achieved to date for a seven-level implementation. The commutation loop in the FCML converter is identified, and a switching cell design is used to minimize loop inductance and reduce the drain-source voltage ringing. In addition, the multilevel inverter is complemented by a series-stacked buffer converter for twiceline-frequency ripple compensation. The active energy buffer achieves a high efficiency of 99%, while reducing the required capacitor volume by a factor of 8.
The combined inverter prototype successfully demonstrated a 216-W/in 3 power density with a rectangular volume of 9.26 in 3 . A peak overall efficiency of 97.6% is achieved, including the power losses from control and cooling fan. The prototype meets all the specifications of the Google/IEEE Little Box Challenge, such as the current ripple, the load transient, the EMC, and case temperature requirement, showcasing the capability of the multilevel converter design and the series-stacked active energy buffer.
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